RISC-V CPU
Jan 14, 2022
·
1 min read
A Tomasulo RISC-V CPU with iCache and branch predictor with 2-bit saturating counter, implemented in Verilog RTL.
A Tomasulo RISC-V CPU with iCache and branch predictor with 2-bit saturating counter, implemented in Verilog RTL.
