A Tomasulo RISC-V CPU with iCache and branch predictor with 2-bit saturating counter, implemented in Verilog RTL.
Jan 14, 2022